Accelerate RISC-V Instruction Set Simulation by Tiered JIT Compilation